Papilio.Hyperion History

Hide minor edits - Show changes to output

May 30, 2013, at 04:00 PM by Jack Gassett -
Added line 29:
[[#PPS]]
May 21, 2013, at 04:05 PM by Jack Gassett -
Changed line 5 from:
!!!Overview
to:
!!!Supported Hardware
May 21, 2013, at 04:00 PM by Jack Gassett -
Changed line 25 from:
||zpuino_vga||9||Hardwired to LogicStart pins||
to:
||zpuino_vga||9||Hardwired to LogicStart and Arcade pins. Connected to PPS for Pin Select||
May 21, 2013, at 03:58 PM by Jack Gassett -
Added lines 42-60:
(:sourceend:)

!!!Extended PPS (Only valid for the Pin Select version)
(:source:)
gpio_spp_data(0) <= sigmadelta_spp_data(0); -- PPS0 : SIGMADELTA DATA
gpio_spp_data(1) <= timers_pwm(0); -- PPS1 : TIMER0
gpio_spp_data(2) <= timers_pwm(1); -- PPS2 : TIMER1
gpio_spp_data(3) <= spi2_mosi; -- PPS3 : USPI MOSI
gpio_spp_data(4) <= spi2_sck; -- PPS4 : USPI SCK
gpio_spp_data(5) <= sigmadelta_spp_data(1); -- PPS5 : SIGMADELTA1 DATA
gpio_spp_data(6) <= uart2_tx; -- PPS6 : UART2 DATA
gpio_spp_data(8) <= VGA_RED(3);
gpio_spp_data(9) <= VGA_RED(2);
gpio_spp_data(10) <= VGA_GREEN(3);
gpio_spp_data(11) <= VGA_GREEN(2);
gpio_spp_data(12) <= VGA_BLUE(3);
gpio_spp_data(13) <= VGA_BLUE(2);
gpio_spp_data(14) <= VGA_VSYNC;
gpio_spp_data(15) <= VGA_HSYNC;
May 21, 2013, at 03:56 PM by Jack Gassett -
Deleted line 5:
Changed line 13 from:
to:
\\
May 21, 2013, at 03:56 PM by Jack Gassett -
Changed lines 12-14 from:
!!!Source Code
->[[https://github.com/GadgetFactory/
ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/logicstart|GitHub]]
to:
||Arcade MegaWing||Papilio Pro LX9||ZPUino on Papilio Pro (LX9), Hyperion with 8-bit HQVGA on Arcade MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/lx9/zpuino-1.0-PapilioPro-S6LX9-Hyperion-HQVGA-Arcade-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio-pro/S6LX9/variants/hyperion-arcade-megawing|Source Code]]
||LogicStart MegaWing||Papilio Pro LX9||ZPUino on Papilio Pro (LX9), Hyperion with 8-bit HQVGA on LogicStart MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/lx9/zpuino-1.0-PapilioPro-S6LX9-Hyperion-HQVGA-LogicStart-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio-pro/S6LX9/variants/hyperion-logicstart-megawing|Source Code]]
May 21, 2013, at 03:48 PM by Jack Gassett -
Deleted line 9:
Changed line 11 from:
to:
||Any Board - Pin Select||Papilio One 500K||ZPUino on Papilio One (500) board, Hyperion with 8-bit HQVGA, Pin Select||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/p1_500k/zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-PinSelect.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/hyperion-pinselect|Source Code]]
May 21, 2013, at 03:46 PM by Jack Gassett -
Changed line 8 from:
|| ||Papilio Board||ZAP Board Type||Bit File||Source Code||
to:
|| ||Papilio Board||ZAP IDE Board Type||Bit File||Source Code||
Changed lines 11-12 from:
zpuino-1.0-PapilioOne-S3E500-LogicStart is a ZPUino variant for the LogicStart MegaWing on the Papilio One 500K.
to:
||LogicStart MegaWing||Papilio One 500K||ZPUino on Papilio One (500) board, Hyperion with 8-bit HQVGA on LogicStart MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/p1_500k/zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-LogicStart-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/hyperion-logicstart-megawing|Source Code]]
May 21, 2013, at 03:44 PM by Jack Gassett -
Changed line 8 from:
||||Papilio Board||ZAP Board Type||Bit File||Source Code||
to:
|| ||Papilio Board||ZAP Board Type||Bit File||Source Code||
May 21, 2013, at 03:43 PM by Jack Gassett -
Changed lines 8-9 from:
||Name||Hardware||Bit File||Source Code||
||zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-Arcade-MegaWing||Papilio One Arcade MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/p1_500k/zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-Arcade-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/hyperion-arcade-megawing|Source Code]]
to:
||||Papilio Board||ZAP Board Type||Bit File||Source Code||
||Arcade MegaWing||Papilio One 500K||ZPUino on Papilio One (500) board, Hyperion with 8-bit HQVGA on Arcade MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/p1_500k/zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-Arcade-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/hyperion-arcade-megawing|Source Code]]
May 21, 2013, at 03:38 PM by Jack Gassett -
Added lines 6-10:

|| class=prettytablematrix
||Name||Hardware||Bit File||Source Code||
||zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-Arcade-MegaWing||Papilio One Arcade MegaWing||[[https://github.com/GadgetFactory/ZAP--ZPUino-Arduino-Papilio--IDE/raw/work-0200/hardware/zpuino/zpu/bootloaders/p1_500k/zpuino-1.0-PapilioOne-S3E500-Hyperion-HQVGA-Arcade-MegaWing.bit|Download]]||[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/hyperion-arcade-megawing|Source Code]]
Changed line 16 from:
!!!Peripherals
to:
!!!Peripheral Wishbone Slot Location
Changed lines 30-31 from:
!!!PPS
to:
!!!PPS (Peripheral Pin Select)
These pins can be re-located to any desired pin on the Papilio.
May 21, 2013, at 01:19 PM by Jack Gassett -
Added lines 1-37:
!!ZPUino Hyperion Variant

Named after the Greek Titan known as the "Lord of Light", Hyperion variants all implement the [[VGA|Half Quarter VGA]] peripheral.

!!!Overview
zpuino-1.0-PapilioOne-S3E500-LogicStart is a ZPUino variant for the LogicStart MegaWing on the Papilio One 500K.

!!!Source Code
->[[https://github.com/GadgetFactory/ZPUino-HDL/tree/master/zpu/hdl/zpuino/boards/papilio_one/s3e500/variants/logicstart|GitHub]]

!!!Peripherals
||class=prettytable4
||Name||WingSlot||Notes||
||ZPUino_SPI||0|| ||
||ZPUino_UART||1|| ||
||zpuino_gpio||2|| ||
||zpuino_timers||3|| ||
||zpuino_sigmadelta||5|| ||
||zpuino_spi||6|| ||
||zpuino_crc16||7|| ||
||zpuino_vga||9||Hardwired to LogicStart pins||
||wb_char_ram_8x8_sp||10||Character ROM for VGA core||
||zpuino_io_YM2149||11|| ||

!!!PPS
(:source:)
gpio_spp_data(0) <= sigmadelta_spp_data(0); -- PPS0 : SIGMADELTA DATA
gpio_spp_data(1) <= timers_pwm(0); -- PPS1 : TIMER0
gpio_spp_data(2) <= timers_pwm(1); -- PPS2 : TIMER1
gpio_spp_data(3) <= spi2_mosi; -- PPS3 : USPI MOSI
gpio_spp_data(4) <= spi2_sck; -- PPS4 : USPI SCK
gpio_spp_data(5) <= sigmadelta_spp_data(1); -- PPS5 : SIGMADELTA1 DATA
gpio_spp_data(6) <= uart2_tx; -- PPS6 : UART2 DATA
gpio_spp_data(8) <= sid_audio;
spi2_miso <= gpio_spp_read(0); -- PPS0 : USPI MISO
uart2_rx <= gpio_spp_read(1); -- PPS0 : USPI MISO
(:sourceend:)
  

Share |